

03-06-06

COFC

Docket No.: 08211/0200242-US0

(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Letters Patent of: Wai Cheong Chan et al.

Patent No.: 6,965,264

Issued: November 15, 2005

For: ADAPTIVE THRESHOLD SCALING

REQUEST FOR CERTIFICATE OF CORRECTION PURSUANT TO 37 CFR 1.322

Attention: Certificate of Correction Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Certificate

MAR 1 0 2006

of Correction

Dear Sir:

Upon reviewing the above-identified patent, Patentee noted several Patent Office errors which should be corrected.

In the Title:

Please delete "ADAPTIVE THRESHOLD SCALING CIRCUIT" and substitute

-- ADAPTIVE THRESHOLD SCALING --.

In the claims:

Column 6, Line 7, In Claim 10, after "transistors" insert --,--.

Column 6, Line 23, In Claim 12, delete "claim 11", and insert -- claim 10,--.

Application No.: 10/611,396 2 Docket No.: 08211/0200242-US0

The erros were not in the application as filed by applicant; accordingly no fee is required. Enclosed please find marked up copies of the Issue Fee transmittal and the Amendment in reponse to Non-Final Office Action filed on March 10, 2005.

Transmitted herewith is a proposed Certificate of Correction effecting such amendment.

Patentee respectfully solicits the granting of the requested Certificate of Correction.

Dated: March 2, 2006

Respectfully submitted,

Flynn Barrison

Registration No.: 53,970 DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(212) 527-7700

(212) 527-7701 (Fax)

Attorneys/Agents For Applicant



Application Philip (if known): 10/611,396

Attorney Docket No.: 08211/0200242-US0

Certificate of Express Mailing Under 37 CFR 1.10

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail, Airbill No. in an envelope addressed to:

EV762808715-US

Attention: Certificate of Correction Branch Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

on March 2, 2006 Date

Signature BPec/

Typed or printed name of person signing Certificate

Registration Number, if applicable

Telephone Number

Note:

Each paper must have its own certificate of mailing, or this certificate must identify each submitted paper.

Certificate of Correction (1 page)
Request for Certificate of Correction (2 pages)
Copy of Issue Fee Transmittal (1 page)

Copy of Amendment in Response to Non-Final Office Action (7 pages)

Return Postcard

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page _1_ of _1_

PATENT NO.

6,965,264

APPLICATION NO.

10/611,396

ISSUE DATE

November 15, 2005

INVENTOR(S)

Wai Cheong Chan et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the Title:


Please delete "ADAPTIVE THRESHOLD SCALING CIRCUIT" and substitute

-- ADAPTIVE THRESHOLD SCALING --.

In the claims:

Column 6, Line 7, In Claim 10, after "transistors" insert --,--.

Column 6, Line 23, In Claim 12, delete "claim 11", and insert -- claim 10,--.





TWEED - LEWISHIET TWE

Complete and send this form, together with applicable fee(s), to: Mail or Fax					Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 (703) 746-4000				
INSTRUCTIONS: This form appropriate. All further corrected be maintenance fee notifications.	spondence including the low or directed otherwise	smitting the ISSU Patent, advance on in Block 1, by (s	ID CDC and	DY FOLLOW	TION PER 418	red). Blocks ill be mailed and/or (b) in	l through 5 st to the current dicating a sepa	sould be completed where correspondence address as rate "FEE ADDRESS" for	
23552 7590 MERCHANT & G P.O. BOX 2903 MINNEAPOLIS, M	E 1932	pa ba	Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittel. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (703) 746-4000, on the date indicated below.						
Darby & Darby PC P.O. Box 5257	BEMARA	(Depositor's name				(Depositor's name)			
New York, NY 1015					(Signature)				
APPLICATION NO.	APPLICATION NO. FILING DATE FIE			FIRST NAMED INVENTOR			POCKET NO. I	(Dete)	
10/611,396	06/30/2003	Wai Cheong Cha			/4	L	DOCKET NO.	CONFIRMATION NO.	
TITLE OF INVENTION: ADAPTIVE THRESHOLD SCALING CIRCL			uer'			3211/0200242-US0/P05556			
AD	APTIVE THRESHO	LD SCALING			00.	. 1 1702002			
APPLN. TYPE	SMALL ENTITY	LSSUE F	BE	PUB	LICATION FEB	TOTAL P	EE(S) DUB	DATE DUB	
nonprovisional	МО	\$1400			SO	\$1400		07/27/2005	
EXAMINER ART U			NIT CLASS-SUBCLASS						
CUNNINGHAM, TERRY D 281)	3:	27-537000	•			
1. Change of correspondence s CFR 1.363). Change of corresponder Address form PTO/SB/122. "Fee Address" indication	2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to								
PTO/SB/47; Rev 03-02 or Number is required.	2 registered patent attorneys or agents. If no name is isted, no name will be printed.								
3. ASSIGNEE NAME AND R PLEASE NOTE: Unless as recordation as set forth in 3 (A) NAME OF ASSIGNEE	assignee is identified be 7 CFR 3.11. Completion	clow, no assignee of this form is NO	data will appo T a substitute	ear on the for filing a			d below, the do	ocument has been filed for	
National Semiconductor Corporation Santa Clara, California									
Please check the appropriate as	-	ries (will not be no		•					
4a. The following fee(s) are en			. Payment of			rportuon or e	other private gro	up entity Government	
Issue Fee		•			mt of the fee(s) is end				
Publication Fee (No smu	Payment by credit card. Form PTO-2038 is attached. The Director is hereby authorized by charge the required fee(s), or credit any overpayment, to Denosit Account Number.								
·	T 77		Deposit Acco	ctor is nero	er	arge the requ	sired fee(s), or o close an extra co	py of this form).	
5. Change in Entity Status (fr. a. Applicant claims SM/	ALL ENTITY status. See :	7 CFR 1.27.	b. Applica	ant is no lo	nger claiming SMAL	L ENTITY s	tatus. See 37 CF	R 1.27(g)(2).	
The Director of the USPTO is NOTE: The Issue Fee and Publinterest as shown by the record	requested to apply the Issuication Fee (if required) was of the United States Pate	e Fee and Publicat vill not be accepted at and Trademark	tion Fee (if any I from anyone Office.	y) or to re- other than	apply any previously the applicant; a regis	paid issue fe tered attorne	e to the applicat y or agent; or th	ion identified above. assignce or other party in	
Authorized Signature	If he had	`			Date _ June	8, 2005			
Typed or printed name	Registration No. 41,633								
This collection of information an application. Confidentiality submitting the completed appli- this form and/or suggestions for Box 1450, Alexandria, Virginia Alexandria, Virginia 22313-14:	is required by 37 CFR 1.3 is governed by 35 U.S.C. cation form to the USPT reducing this burden, she a 22313-1450. DO NOT 550.	11. The information 122 and 37 CFR 100. Time will vary ould be sent to the SEND FEES OR C	n is required to 1.14. This cold depending up to Chief Information COMPLETED	o obtain or ection is e on the indi ation Offic FORMS T	retain a benefit by the stimated to take 12 m or over, U.S. Patent and 1 or THIS ADDRESS.	e public which in the public which in the comments on the comments on the comment of the comment	ch is to file (and aplete, including e amount of tim fice, U.S. Depa Commissioner f	by the USPTO to process) g gathering, preparing, and the you require to complete rtment of Commerce, P.O. or Patents, P.O. Box 1450,	

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.



Docket No.: 08211/0200242-US0/P05556

(PATENT)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Wai C. Chan et al.

Application No.: 10/611,396

Confirmation No.: 6850

Filed: June 30, 2003

Art Unit: 2816

For: ADAPTIVE THRESHOLD SCALING

Examiner: T. D. Cunningham

AMENDMENT IN RESPONSE TO NON-FINAL OFFICE ACTION

MS Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

INTRODUCTORY COMMENTS

In response to the Office Action dated December 10, 2004 (Paper No. 12072004), please amend the above-identified U.S. patent application as follows:

Amendments to the Claims are reflected in the listing of claims which begins on page 2 of this paper.

Remarks/Arguments begin on page 6 of this paper.

{S:\08211\0200242-US0\80022532.DOC | 環境関係の問題を関係を表現して

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) An apparatus for reducing a leakage current for a plurality of MOS transistors disposed in an integrated circuit, comprising:

a detection circuit for automatically generating an up signal and a down signal based on a determination as to what side of an inflection point that an initial value of the leakage current is disposed, wherein the inflection point is a graphical representation of a value for a back bias voltage that causes the least amount of leakage current from the plurality of MOS transistors, and wherein the detection circuit further includes at least two current mirrors that are arranged with complementary MOS transistors that have a relatively matched size; and

a bias circuit for automatically providing an adjusted back bias voltage that enables the least amount of leakage current by the plurality of MOS transistors, wherein if the up signal is generated, then the adjusted back bias voltage is increased and if the down signal is generated, then the adjusted back bias voltage is decreased, and wherein the biasing circuit provides a relatively constant value for the back bias voltage if both the up signal and the down signal are ungenerated by the detection circuit.

- 2. (Original) The apparatus of Claim 1, wherein the plurality of MOS transistors are PMOS transistors, wherein if the initial leakage current is disposed before the inflection point, the up signal is generated and the adjusted back bias voltage is increased, and wherein if the initial leakage current is disposed after the inflection point, the down signal is generated and the adjusted back bias voltage is decreased.
- 3. (Original) The apparatus of Claim 1, wherein the plurality of MOS transistors are NMOS transistors.
- 4. (Original) The apparatus of Claim 1, wherein the detection circuit further includes a logic circuit that activates the biasing circuit with up and down signals that are based on a comparison of at least three voltages generated by at least three leakage currents in at least two pairs

{S:\08211\0200242-US0\80022532.DOC |個問題問題問題問題問題問題]

Application No.: 10/611,396 3 Docket No.: 08211/0200242-US0/P05556

of MOS transistors of a relatively matched size, wherein the matched pairs of MOS transistors are coupled to separate current mirrors that are arranged with complementary MOS transistors that have a relatively matched size.

- 5. (Original) The apparatus of Claim 1, wherein the detection circuit further includes a logic circuit that employs at least three voltages to band the position of the inflection point, wherein the at least three voltages are generated by at least three leakage currents in at least two pairs of MOS transistors of a relatively matched size, wherein the matched pairs of MOS transistors are coupled to separate current mirrors that are arranged with complementary MOS transistors that have a relatively matched size.
- 6. (Original) The apparatus of Claim 1, wherein the detection circuit further includes at least two pairs of MOS transistors of a relatively matched size, wherein the matched pairs of the MOS transistors are sized substantially larger than a minimum size for the plurality of MOS transistors, and wherein the substantially larger size of the matched MOS transistors enables the initial leakage current to be detectable by the detection circuit.
 - 7. (Cancelled)
- 8. (Original) The apparatus of Claim 1, wherein the back bias voltage is coupled to a substrate shared by the bulk terminals for the plurality of MOS transistors.
- 9. (Original) The apparatus of Claim 1, wherein the back bias voltage is a reverse bias voltage applied to a bulk terminal of the plurality of MOS transistors.
- 10. (Original) The apparatus of Claim 1, further comprising a battery that supplies power to the integrated circuit, wherein the reduction in the value of the leakage current causes a decrease in the amount of power drawn in an idle state by the integrated circuit from the battery.

11. (Currently Amended) An integrated circuit that reduces a leakage current for a plurality of PMOS transistors disposed in an integrated circuit, comprising:

a detection circuit for automatically determining on what side of an inflection point that an initial value of the leakage current is disposed, wherein the inflection point is graphical representation of a value for a back bias voltage that causes a least amount of leakage current from the plurality of PMOS transistors, wherein if the initial value of the leakage current is disposed before the inflection point, an up signal is generated, and wherein if the initial leakage current is disposed after the inflection point, a down signal is generated; and wherein the PMOS transistors in the detection circuit are of a relatively matched size that is substantially larger than a minimum size for the plurality of PMOS transistors, and wherein the substantially larger and matched size of the PMOS transistors in the detection circuit enables the initial leakage current to be detectable by the detection circuit; and

a bias circuit for automatically providing a back bias voltage that enables the least amount of leakage current by the plurality of PMOS transistors, wherein if an up signal is generated, then the magnitude of the back bias voltage is increased and if a down signal is generated, then the magnitude of the back bias voltage is decreased, and wherein the biasing circuit provides a relatively constant value for the back bias voltage if both the up signal and the down signal are ungenerated by the detection circuit.

- 12. (Original) The integrated circuit of Claim 11, wherein the integrated circuit is fabricated with a sub-micron process.
- 13. (Original) The integrated circuit of Claim 11, wherein the detection circuit further includes a logic circuit that activates the biasing circuit with up and down signals that are based on a comparison of at least three voltages that are adjusted to band the position of the inflection point, wherein the middle voltage is selected for the adjusted back bias voltage.
 - 14. (Cancelled)

Application No.: 10/611,396 5 Docket No.: 08211/0200242-US0/P05556

15. (Original) The integrated circuit of Claim 11, wherein the back bias voltage is a reverse bias voltage that is applied to a bulk terminal of the plurality of PMOS transistors.

16. (Currently Amended) An integrated circuit that reduces a leakage current for a plurality of NMOS transistors disposed in an integrated circuit, comprising:

a detection circuit for automatically determining on what side of an inflection point that an initial value of the leakage current is disposed, wherein the inflection point is graphical representation of a value for a back bias voltage that causes a least amount of leakage current from the plurality of NMOS transistors, wherein if the initial value of the leakage current is disposed before the inflection point, an up signal is generated, and wherein if the initial leakage current is disposed after the inflection point, a down signal is generated, and wherein the NMOS transistors in the detection circuit are of a relatively matched size that is substantially larger than a minimum size for the plurality of NMOS transistors, and wherein the substantially larger and matched size of the NMOS transistors in the detection circuit enables the initial leakage current to be detectable by the detection circuit; and

a bias circuit for automatically providing a back bias voltage that enables the least amount of leakage current by the plurality of NMOS transistors, wherein if an up signal is generated, then the magnitude of the back bias voltage is decreased and if a down signal is generated, then the magnitude of the back bias voltage is increased, and wherein the biasing circuit provides a relatively constant value for the back bias voltage if both the up signal and the down signal are ungenerated by the detection circuit.

17. (Cancelled)

Application No.: 10/611,396 6 Docket No.: 08211/0200242-US0/P05556

REMARKS

Claims 1-17 are pending in the Office Action dated December 10, 2004. Claims 1-3, 8-13 and 15-17 were rejected. Also, Claims 4-7 and 14 were objected to. Claims 1, 11 and 16 have been amended. Claims 7, 14, and 17 have been cancelled.

Objected To Claims

The present Office Action has objected to Claims 4-7 and 14 as being dependent on a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

In response to the present Office Action, independent Claim 1 has been amended to include substantially the same subject matter of dependent Claim 7. Also, independent Claims 11 and 16 were amended to include substantially the same subject matter of dependent Claim 14. Therefore, amended independent Claims 1, 11, and 16 are now in condition for allowance. Additionally, Claims 2-6, 8-10, 12, 13, and 15 are now allowable at least for the same reasons as the amended independent claims upon which they depend.

35 USC § 102 Rejections

The Office Action has rejected Claims 1-3, 8-13, and 15-17 under 35 USC § 102(b) as being anticipated by U.S. Patent No. 6,489,833. The Office Action found that the '833 patent disclosed all of the elements of the rejected claims.

Although applicant respectfully disagrees with the Office Action's rejections for several reasons, these rejections are now moot in view of the amendments to the independent claims as discussed above. Additionally, in view of the above amendments, the Examiner is asked to pass this pending application to allowance at the earliest convenience.

{S:\08211\0200242-US0\80022532.DOC 問題問期與問題問題問題問題問題問題問題]

Application No.: 10/611,396 7 Docket No.: 08211/0200242-US0/P05556

Dated: March 10, 2005

Customer No.: 38845

Respectfully submitted,

Jamje L. Wiegand

Registration No.: 52,361

DARBY & DARBY P.C.

P.O. Box 5257

New York, New York 10150-5257

(206) 262-8900

(212) 527-7701 (Fax)

Attorneys/Agents For Applicant